`timescale 1ns/1ns
module odd_sel(
input [31:0] bus,
input sel,
output check
);
//*************code***********//
wire odd;
wire even;
wire check;
assign odd=^bus;
assign even=~odd;
assign check=sel?odd:even;

//*************code***********//
endmodule