`timescale 1ns/1ns

module top_module(
    output one
);

assign one=1;

endmodule

固定的线网输出往往用assign赋值