`timescale 1ns/1ns
module odd_sel(
input [31:0] bus,
input sel,
output check
);
wire even;
wire odd;
//*************code***********//
assign odd = ^ bus;
assign even = ~ odd;
assign check = sel ? odd : even;

//*************code***********//
endmodule