`timescale 1ns/1ns

module lca_4( input [3:0] A_in , input [3:0] B_in , input C_1 ,

output	 wire			CO    ,
output   wire [3:0]	    S

);

assign {CO,S} = A_in+B_in+C_1;

endmodule