hugo26

分类

题解(1)

/ 注册

全部文章（共9篇）

题解 | #同步FIFO#

`timescale 1ns/1ns /**********************************RAM************************************/ module dual_port_RAM #(parameter DEPTH = 16, pa...

2023-10-16

0 286

题解 | #根据状态转移写状态机-三段式#

`timescale 1ns/1ns module fsm1( input wire clk , input wire rst , input wire data , output reg flag ); //*************code***********// paramet...

2023-10-13

0 259

题解 | #含有无关项的序列检测#

`timescale 1ns/1ns module sequence_detect( input clk, input rst_n, input a, output reg match ); reg [8:0] queue; always @(posedge clk or negedg...

2023-10-12

1 242

题解 | #输入序列连续的序列检测#

`timescale 1ns/1ns module sequence_detect( input clk, input rst_n, input a, output reg match ); reg [7:0] queue; always @(posedge clk or negedg...

2023-10-12

0 223

题解 | #边沿检测#

`timescale 1ns/1ns module edge_detect( input clk, input rst_n, input a, output reg rise, output reg down ); reg a_pre; always @(posedge clk o...

2023-10-12

0 211

题解 | #根据状态转移图实现时序电路#

`timescale 1ns/1ns module seq_circuit( input C , input clk , input rst_n, output wire ...

2023-10-12

0 217

题解 | #根据状态转移表实现时序电路#

`timescale 1ns/1ns module seq_circuit( input A , input clk , input rst_n, ou...

2023-10-11

0 288

题解 | #位拆分与运算#

`timescale 1ns/1ns module data_cal( input clk, input rst, input [15:0]d, input [1:0]sel, // 注意添加reg，题目中说明了输出是reg类型 output reg [4:0]out, output reg va...

2023-10-10

0 257

题解 | #获取所有员工当前的manager#

SELECT dept_emp.emp_no, dept_manager.emp_no manager FROM dept_emp JOIN dept_manager ON (dept_emp.dept_no = dept_manager.dept_no and dept_emp.emp_n...

Mysql

2021-09-23

1 453