江左子固

分类

/ 注册

全部文章（共53篇）

题解 | #多bit MUX同步器#

`timescale 1ns/1ns module mux( input clk_a , input clk_b , input arstn , input brstn , input [3:0] data_in , input ...

2024-02-24

0 169

题解 | #多bit MUX同步器#

`timescale 1ns/1ns module mux( input clk_a , input clk_b , input arstn , input brstn , input [3:0] data_in , input ...

2024-02-24

0 186

题解 | #异步FIFO#

`timescale 1ns/1ns /***************************************RAM*****************************************/ module dual_port_RAM #(parameter DEPTH = 16,...

2024-02-24

0 178

题解 | #同步FIFO#

`timescale 1ns/1ns /**********************************RAM************************************/ module dual_port_RAM #(parameter DEPTH = 16, pa...

2024-02-24

0 168

题解 | #格雷码计数器#

`timescale 1ns/1ns module gray_counter( input clk, input rst_n, output reg [3:0] gray_out ); reg [4:0]cnt_bin; always@(posedge clk or ...

2024-02-24

0 159

题解 | #根据状态转移写状态机-二段式#

`timescale 1ns/1ns module fsm2( input wire clk , input wire rst , input wire data , output reg flag ); //*************code***********// parame...

2024-02-23

0 150

题解 | #根据状态转移写状态机-三段式#

`timescale 1ns/1ns module fsm1( input wire clk , input wire rst , input wire data , output reg flag ); //*************code***********// paramet...

2024-02-23

0 165

题解 | #无占空比要去的奇数分频#

`timescale 1ns/1ns module odd_div ( input wire rst , input wire clk_in, output wire clk_out5 ); //*************code*******...

2024-02-23

0 189

题解 | #任意小数分频#

`timescale 1ns/1ns module div_M_N( input wire clk_in, input wire rst, output wire clk_out ); parameter M_N = 8'd87; parameter c89 = 8'd24; // 8...

2024-02-23

0 118

题解 | #占空比50%的奇数分频#

`timescale 1ns/1ns module odo_div_or ( input wire rst , input wire clk_in, output wire clk_out7 ); //*************code...

2024-02-23

0 165